

LOW POWER PHASE FREQUENCY DETECTOR (PFD) FOR PHASE LOCKED LOOP (PLL) APPLICATION

**NADZRON BIN ABD HAMID @ MAJID
MASTER OF SCIENCE, UKM (2017)**

In Phase Locked Loop (PLL) system, Phase Frequency Detector(PFD) is a device which functioned to compares frequency and phase of two input signals. The detector has two inputs which came from a divided Voltage Controlled Oscillator(VCO) output and external source. PFD has two outputs which instruct subsequent circuitry on how to adjust to lock onto the phase. Based on the current demanding of low power consumption in electronics devices, designing the PFD with low power has become main concerns and challenge to the circuit designer. Related to these issues, PFD design using forward body biased (FBB) technique has been proposed in this work. Then, the PFD with FBB performance is compared to the conventional PFD in term of power consumption. All the circuits have been designed and simulated using Mentor Graphic software in Silterra 0.13 μ m environment standard CMOS technology. By applying FBB in PFD circuit with supply voltage 0.8V and body voltage 0.4V, the circuit only consumed 9.1734nW power, compared to the conventional circuit power consumption 242.25nW. Based on obtained result, it shows that the FBB PFD improves the power consumption with 96% reduction when compared to the conventional circuit.